

**Application No.: 10/640,349****Docket No.: JCLA11051****To the Claims:**

Claim 1 (previously presented) A graphics display method for continuously displaying graphics data on multiple display devices of a computer that contains a system memory directly accessed by a CPU, the method comprising:

using a common clock source to synchronize blank periods of the display devices;

receiving a power saving signal from the CPU, said power saving signal indicates a request for executing a power saving process by the CPU during an non-responding period; and

executing the power saving process within the least common multiple occurrence of the blank periods of the display devices.

Claim 2 (original) The method of claim 1 further comprising a step of detecting the upcoming least common multiple occurrence of the blank periods of the display devices before the executing step.

Claim 3 (original) The method of claim 1 wherein the blank period can be a horizontal blank period (HBP) or a vertical blank period (VBP).

Claim 4 (original) The method of claim 3 wherein the horizontal blank period or the vertical blank period is provided by a graphics-processing unit.

Application No.: 10/640,349

Docket No.: JCLA11051

**Claims 5-16 (cancelled)**

Claim 17 (previously presented) A graphics display method for continuously displaying graphics data on multiple display devices of a computer that contains a system memory directly accessed by a CPU, the method comprising:

using a common clock source to synchronize blank periods of the display devices;

receiving a power saving signal from the CPU, said power saving signal indicates a request for executing a power saving process by self-adjusting CPU frequency and a power level during an non-responding period; and

executing the power saving process within the least common multiple occurrence of the blank periods of the display devices.

Claim 18 (previously presented) The method of claim 17, wherein while executing the power saving process, the system memory is continuously accessed by the CPU during the non-responding period.